

COMPLEXITY EFFECTIVE SUPERSCALAR PROCESSORS

❖ Part-I:

- ❖ **Objective:** *Characterizing Complexity at architecture level*
- ❖ Baseline Architecture
- ❖ Sources of Complexity
 - ❖ μ Architecture components such that ILP \nearrow \rightarrow complexity \nearrow
 - ❖ Models for quantifying component delays

❖ Part-II:

- ❖ **Objective:** *Propose a Complexity-Effective μ Architecture*
- ❖ High IPC & High Clock Rate

11/10/2003

Complexity Effective Superscalar
Processors

1

CHARACTERIZING COMPLEXITY

❖ Complexity:

Delay through critical path

❖ Baseline Architecture \blacktriangleleft

❖ Defining Critical Structures

❖ Method for Quantifying Complexity

❖ Analysis of Critical Structures

<Mostly from [2]>

11/10/2003


Complexity Effective Superscalar
Processors

2

BASELINE ARCHITECTURE

❖ Superscalar, o-o-o execute, in order complete

❖ MIPS R10000, DEC Alpha 21264




11/10/2003

Complexity Effective Superscalar
Processors

3

BASELINE ARCHITECTURE



❖ **Fetch:**


- ⊕ Read Fetch-Width Instr-s/clock from I\$
- ⊕ Predict Encountered Branches
- ⊕ Send to decoder

11/10/2003

Complexity Effective Superscalar
Processors

4

BASELINE ARCHITECTURE



❖ Decode:


- ⊕ Decode instructions into
op|subop|imm.|operands|etc.

11/10/2003

Complexity Effective Superscalar
Processors

5

BASELINE ARCHITECTURE



❖ Rename:


- ⊕ Rename the logical operand registers
 - ⊗ Eliminate WAR and WAW
- ⊕ Logical register → physical register
- ⊕ **Dispatch** to Issue Window (Instruction Pool)

11/10/2003

Complexity Effective Superscalar
Processors

6

BASELINE ARCHITECTURE



❖ Issue Window & Wakeup-Select Logic:


- ✦ Wait for source operands to be ready
- ✦ Issue instructions to exec. Units if →
Source operands ready & functional unit available
- ✦ Fetch operands from Regfile – or bypass

11/10/2003

Complexity Effective Superscalar
Processors

7

BASELINE ARCHITECTURE



❖ Register File:


- ✦ Hold the physical registers
- ✦ Send the operands of currently issued instructions to exec. Units – or bypass

11/10/2003

Complexity Effective Superscalar
Processors

8

BASELINE ARCHITECTURE



❖ Rest of Pipeline:

- ⊕ Bypass Logic
- ⊕ Execution Units
- ⊕ Data Cache


11/10/2003

Complexity Effective Superscalar Processors

9

OTHER ARCHITECTURES

❖ Reservation Station Model:



❖ Intel P6, PowerPC 604

11/10/2003


Complexity Effective Superscalar Processors

10

Baseline vs. Reservation Station


❖ Two Major Differences:

+ Baseline Model:



- ❖ All reg. values reside in physical reg-file
- ❖ Only tags of operands broadcast to window
 - Values go to physical reg-file

+ Res. Station Model:



- ❖ Reorder buffer holds speculative values; reg-file holds committed values
- ❖ Completing instr-s broadcast operand values to reservation station
 - Issued instr-s read values from res. station

11/10/2003

Complexity Effective Superscalar Processors

11

CHARACTERIZING COMPLEXITY

❖ Complexity:

Delay through critical path

❖ Baseline Architecture

❖ Defining Critical Structures ◀

❖ Method for Quantifying Complexity

❖ Analysis of Critical Structures

<Mostly from [2]>


11/10/2003

Complexity Effective Superscalar Processors

12

CRITICAL STRUCTURES

- ❖ Structures with Delay α
Issue Width(*IW*) | Issue Window(*WinSize*)
- ❖ Dispatch & Issue related structures
- ❖ Structures that broadcast over long wires
- ❖ Candidate Structures:
 - Instruction Fetch Logic
 - Rename Logic
 - Wakeup Logic
 - Select Logic
 - Register File
 - Bypass Logic
 - Caches




11/10/2003

Complexity Effective Superscalar Processors

13

Instruction Fetch Logic

- ❖ Complexity α Dispatch/Issue Width
- ❖ As instr. Issue width \nearrow
 \rightarrow Predict Multiple branches
- ❖ Non contiguous cache blocks need to be fetched and compacted
- ❖ Logic Described in [5]
- ❖ Delay Models to be developed




11/10/2003

Complexity Effective Superscalar Processors

14

Register Rename Logic



❖ **Map Table:** Logical to Physical Register Mapping

⊕ IW ↗ → Number of map table ports ↗

❖ **Dependence Check Logic:** Detects true dependences within current rename group

⊕ IW ↗ → Depth of Dep. Check Logic ↗


❖ Delay \propto Issue Width

11/10/2003

Complexity Effective Superscalar Processors

15

Wakeup Logic



❖ Part of Issue Window

❖ ‘Wake up’ Instr-s when source operands ready

❖ When an instr. Issued, its result register tag broadcast to all instructions in issue window

⊕ WinSize ↗ → Broadcast Fanout ↗ & Wire Length ↗

⊕ IW ↗ → Size of each window entry ↗

❖ Delay \propto Issue Width & Window Size


11/10/2003

Complexity Effective Superscalar Processors

16

Selection Logic

❖ Part of Issue Window



❖ Select Instr-s from ones with all source operands ready & if available FU exists

- + Selection Policies
- + WinSize $\nearrow \rightarrow$ Search Space \nearrow
- + # of FUs $\nearrow \rightarrow$ # of Selections \nearrow

❖ Delay \propto


Window Size & # of FUs & Selection Policy

11/10/2003

Complexity Effective Superscalar Processors

17

Register File



❖ Previously studied in [6]

❖ Access Time \propto

of Physical registers & # of read+write ports

❖ Delay \propto Issue Width


11/10/2003

Complexity Effective Superscalar Processors

18

Data Bypass Logic

- ❖ **Result Wires:** Set of wires to bypass results of completed but not committed instr-s



- + # of FUs \nearrow \rightarrow wire lengths \nearrow
- + Pipeline Depth \nearrow \rightarrow # of wires \nearrow & load on wires \nearrow

- ❖ **Operand MUXes:** select appropriate values to FU I/p ports

- + # of FUs \nearrow \rightarrow Fan-in of MUXes \nearrow
- + Pipeline Depth \nearrow \rightarrow Fan-in of MUXes \nearrow

- ❖ Delay \propto Pipeline depth & # of FUs


11/10/2003

Complexity Effective Superscalar Processors

19

Caches

- ❖ Studied in [7] & [8]



- ❖ [7] gives [detailed low level access time analysis](#)

- ❖ [8] based on [7]'s methodology, with [finer detail](#)

- ❖ Delay \propto Cache Size & Associativity

11/10/2003

Complexity Effective Superscalar Processors

20

CHARACTERIZING COMPLEXITY

❖ Complexity:

Delay through critical path

❖ Baseline Architecture

❖ Defining Critical Structures

❖ Method for Quantifying Complexity ◀

❖ Analysis of Critical Structures

<Mostly from [2]>

11/10/2003

Complexity Effective Superscalar
Processors

21

QUANTIFYING COMPLEXITY

❖ Methodology:

- ⊕ Key Pipeline Structures studied
- ⊕ A representative CMOS design is selected from published alternatives
- ⊕ Implemented the circuits for 3 technologies:
 - 0.8 μ , 0.35 μ & 0.18 μ
 - Optimize for speed
- ⊕ Wire parasitics in delay model
 - R_{metal}, C_{metal}

11/10/2003

Complexity Effective Superscalar
Processors

22

QUANTIFYING COMPLEXITY

❖ Technology Trends:

⊕ Shrinking Feature Sizes → Scaling

● Feature size scaling: $1/S$

● Voltage scaling: $1/U$

❖ Logic Delays:

$$Delay_{gate} = (C_L \times V)/I$$

⊕ C_L : Load Cap.: $1 \rightarrow 1/S$

⊕ V : Supply Voltage: $1 \rightarrow 1/U$

⊕ I : Average charge/discharge current: $1 \rightarrow 1/U$

⊕ Overall Scale factor: $1/S$

11/10/2003

Complexity Effective Superscalar
Processors

23

QUANTIFYING COMPLEXITY

❖ Wire Delays:

⊕ L : wire length

⊕ Intrinsic RC delay →

$$Delay_{wire} = 0.5 \times R_{metal} \times C_{metal} \times L^2$$

● R_{metal} : Resistance per unit length

$$R_{metal} = \rho / (width * thickness)$$

● C_{metal} : Capacitance per unit length

$$C_{metal} = C_{fringe} + C_{parallel-plate}$$

$$= 2 * \epsilon * \epsilon_0 * thickness / width + 2 * \epsilon * \epsilon_0 * width / thickness$$

● 0.5: 1st order approximation of [distributed RC model](#)

11/10/2003

Complexity Effective Superscalar
Processors

24

QUANTIFYING COMPLEXITY

❖ Scaling Wire Delays:

- ⊕ Metal Thickness doesn't scale much
- ⊕ Width $\propto 1/S$
 - ⊕ $R_{\text{metal}} \propto S$
- ⊕ Fringe Capacitance dominates in smaller feature sizes
 - ⊕ $C_{\text{metal}} \propto S$
- ⊕ (Length scales with $1/S$)
- ⊕ Overall Scale factor: $S.S.(1/S)^2 = 1$

11/10/2003

Complexity Effective Superscalar
Processors

25

CHARACTERIZING COMPLEXITY

❖ Complexity:

Delay through critical path

- ❖ Baseline Architecture
- ❖ Defining Critical Structures
- ❖ Method for Quantifying Complexity ◀
- ❖ Analysis of Critical Structures ◀

<Mostly from [2]>

11/10/2003

Complexity Effective Superscalar
Processors

26

COMPLEXITY ANALYSIS

❖ Analyzed Structures:

- + Register Rename Logic
- + Wakeup Logic
- + Selection Logic
- + Data Bypass Logic

❖ Analysis :

- + Logical function
- + Implementation Schemes
- + Delay in terms of μ Architecture Parameters \rightarrow
 - Issue Width
 - Window Size

11/10/2003

Complexity Effective Superscalar
Processors

27

Register Rename Logic

❖ **Map Table:** Logical Name \rightarrow Physical Reg.

- + Multiported
 - Multiple instr-s with multiple operands

❖ **Dependence Check Logic:** Compare each source register to dest. Reg-s of earlier instr-s in current set

- + Multiported
 - Multiple instr-s with multiple operands


❖ **Shadow Table:** Checkpoint old mappings to recover from branch mispredictions

11/10/2003

Complexity Effective Superscalar
Processors

28

Register Rename Logic



11/10/2003

Complexity Effective Superscalar
Processors

29

Map Table Implementation

- ❖ Implementation → RAM or CAM
- ❖ RAM: (Cross Coupled inverters)
 - ⊕ Indexed by Logical reg-s = # of entries
 - ⊕ Entries: Physical reg-s
 - ⊕ Shift-Register for Checkpointing
- ❖ CAM:
 - ⊕ Associatively searched with logical reg designator
 - ⊕ Entries: Logical Reg | Valid Bit
 - ⊕ # of entries = # of physical registers
- ❖ CAM vs RAM
 - ⊕ Similar performance <Only RAM analyzed>

11/10/2003

Complexity Effective Superscalar
Processors


30

Dependence Check Logic

- ❖ Accessed in Parallel with Map Table
- ❖ Every Logical Reg compared against logical dest regs of current rename group
- ❖ For IW=2,4,8, delay less than map table

```

add r1, r2, r3      add p1, p3, p9
sub r4, r2, r5      sub p7, p3, p6
sub r2, r3, r4      sub p4, p9, p7
    
```




11/10/2003

Complexity Effective Superscalar Processors

31

Rename Logic Delay Analysis

- ❖ Map Table → RAM scheme
- ❖ Delay Components:
 - ⊕ Time to decode the logical reg index
 - ⊕ Time to drive wordline
 - ⊕ Time to pull down bit line
 - ⊕ Time for SenseAmp to detect pull-down
 - ⊕ MUX time ignored as control from dep. Check logic comes in advance



$$Delay = T_{decode} + T_{wordline} + T_{bitline} + T_{senseamp}$$

11/10/2003

Complexity Effective Superscalar Processors

32


Rename Logic Delay Analysis

❖ Decoder Delay:

❖ Predecoding for speed

❖ Length of predecode lines:

- ⊕ Cellheight: Height of single cell excluding wordlines
- ⊕ Wordline spacing
- ⊕ NVREG: # of virtual reg-s
- ⊕ x3: 3-operand instr-s



$$PredeclineLength = (cellheight + 3 \times IW \times wordline_spacing) \times NVREG$$

11/10/2003

Complexity Effective Superscalar Processors

33

Rename Logic Delay Analysis

❖ Decoder Delay:

$$T_{decode} = T_{nand} + T_{nor}$$

❖ T_{nand}: Fall delay of NAND

$$T_{nand} = c_0 \times R_{eq} \times C_{eq}$$

❖ T_{nor}: rise delay of NOR

$$R_{eq} = R_{nandpd} + 0.5 \times PredeclineLength \times R_{metal}$$

❖ R_{nandpd}: NAND pull-down channel resistance

❖ + Predecode line metal resistance (NAND --- NOR)

- ⊕ 0.5 due to distributed R&C model for delay

❖ C_{eq}: diff-n Cap. Of NAND + gate Cap. Of NOR + interconnect Cap. →

$$C_{eq} = C_{diffcap-nand} + C_{gatecap-nor} + PredeclineLength \times C_{metal}$$

11/10/2003

Complexity Effective Superscalar Processors

34

Rename Logic Delay Analysis

❖ Decoder Delay:

- ❖ Substituting PredecodeLineLength, Req, Ceq → Tdecode:

$$T_{decode} = c_0 + c_1 \times IW + c_2 \times IW^2$$

- ❖ c2: intrinsic RC delay of predecode line
- ❖ c2 very small →
 - ❖ Decoder delay ~linearly dependent on IW

11/10/2003

Complexity Effective Superscalar Processors


35

Rename Logic Delay Analysis

❖ Wordline Delay:

- ❖ Turn on all access transistors (N1 in cell schematic p.32)

- ❖ *PREGwidth*:
phys. reg designator width
- ❖ *Rwldriver*:
pull-up res. Of driver
- ❖ *Rwlres*:
resistance of wordline
- ❖ *Cwlcap*:
capacitance on word line



11/10/2003

Complexity Effective Superscalar Processors

36

Rename Logic Delay Analysis

❖ Wordline Delay:

$$T_{wordline} = T_{wlinv} + T_{wldriver} \quad (\text{Fall Time of inv. + Rise time of driver})$$

$$T_{wldriver} = c_0 \times (R_{wldriver} + R_{wlres}) \times C_{wlcap}$$

$$R_{wlres} = 0.5 \times WordlineLength \times R_{metal} \quad (0.5 \text{ for distributed RC})$$

❖ Total Wordline Capacitance:

✦ Total Gate Cap. of access transistors+ wordline wire cap.

$$C_{wlcap} = PREG_{width} \times C_{gatecap-N} + WordlineLength \times C_{metal}$$

$$WordlineLength = (cellwidth + 3 \times IW \times biline_{spacing} + B \times shiftregwidth) \times PREG_{width}$$

✦ B: maximum # of shadow mappings

11/10/2003

Complexity Effective Superscalar
Processors

37

Rename Logic Delay Analysis

❖ Wordline Delay:

❖ Substituting WordLineLength, Rwlres, Cwlcap →
Twordline:

$$T_{wordline} = c_0 + c_1 \times IW + c_2 \times IW^2$$

❖ c2: intrinsic RC delay of wordline

❖ c2 very small →

❖ Wordline delay ~linearly dependent on IW

11/10/2003

Complexity Effective Superscalar
Processors

38

Rename Logic Delay Analysis

❖ Bitline Delay:

- ❖ Time from wordline going Hi (Turning on N1) → Bitline going below sense Amp threshold

$$T_{bitline} = c_0 \times (R_{astack} + R_{bitline}) \times C_{bitline}$$

$$BitlineLength = (cellheight + 3 \times IW \times wordline_{spacing}) \times NVREG$$

$$C_{bitline} = NVREG \times C_{diffcap-N1} + BitlineLength \times C_{metal}$$

$$R_{bitline} = 0.5 \times BitlineLength \times R_{metal}$$


$$T_{bitline} = c_0 + c_1 \times IW + c_2 \times IW^2$$

- ❖ c_2 very small →

- ❖ Bitline delay ~linearly dependent on IW

11/10/2003

Complexity Effective Superscalar
Processors



Rename Logic Delay Analysis

❖ Sense Amplifier Delay:


- ❖ Sense Amp design from [7]
- ❖ Implementation ind. of IW
- ❖ Delay varies with IW
 - ⊕ Delay \propto slope of I/p (bitline Voltage) →
 - ⊕ Delay \propto bitline delay →
- ❖ SenseAmp delay ~linearly dependent on IW

11/10/2003

Complexity Effective Superscalar
Processors

40

Rename Logic Spice Results



❖ Feature size $\searrow \rightarrow$ [increase in bitline&wordline delay with increasing IW] \nearrow

⊕ 0.8 μ : IW 2 \rightarrow 8 \rightarrow Bitline delay \nearrow 37%

⊕ 0.18 μ : IW 2 \rightarrow 8 \rightarrow Bitline delay \nearrow 53%

11/10/2003

Complexity Effective Superscalar Processors

41

Wakeup Logic

❖ Updating source dependences for instr-s in issue window

❖ CAM, 1 instr-n per entry

❖ When an instr-n produces its result, *tag* associated with the result is broadcast to issue window


⊕ Each instr-n checks the tag, if matches \rightarrow sets the corresponding *operand flag*

⊕ 2 operand/instr-n \rightarrow 2xIW comparators / entry

11/10/2003

Complexity Effective Superscalar Processors

42



Wakeup Logic Delay Analysis

- ❖ Critical Path: Mismatch → Pull ready signal low
- ❖ Delay Components:
 - ⊕ Tag drivers → drive tag lines - vertical
 - ⊕ Mismatched bit: pull down stack → pull matchline low – horizontal
 - ⊕ Final OR gate → or all the matchlines of an operand tag

$$Delay = T_{tagdrive} + T_{tagmatch} + T_{matchOR}$$

- ❖ $T_{tagdrive} \propto$ Driver Pullup R & Tagline length & Tagline Load C

$$T_{tagdrive} = c_0 + (c_1 + c_2 \times IW) \times WINSIZE + (c_3 + c_4 \times IW + c_5 \times IW^2) \times WINSIZE^2$$

- ⊕ Intermediate equations [here](#)
- ⊕ Quadratic component significant for $IW > 2$ & 0.18μ

11/10/2003 Complexity Effective Superscalar Processors 44

Wakeup Logic Delay Analysis

- ❖ $T_{tagmatch} \propto$ Pulldown Stack Pulldown R & Matchline length & Matchline Load C

$$T_{tagmatch} = c_0 + c_1 \times IW + c_2 \times IW^2$$

⊕ Intermediate equations [here](#)

- ❖ $T_{matchOR} \propto$ Fan-in (Delay of a gate \propto Fan-in²)

⊕ <Worst Case Fan-in² RC>

$$T_{matchOR} = c_0 + c_1 \times IW + c_2 \times IW^2$$


- ⊕ Quadratic component Small for both cases
- ⊕ Both delays ~linearly dependent on IW

11/10/2003

Complexity Effective Superscalar
Processors

45

Wakeup Logic Spice Results



❖ Delay wrt Window size & Issue width


- ❖ 0.18 μ Process
- ❖ Quadratic dependence
- ❖ Issue width has greater effect \rightarrow increase all 3 delay components
- ❖ As IW & WinSize \nearrow together \rightarrow delay actually changes like: **THIS**

11/10/2003

Complexity Effective Superscalar
Processors

46

Wakeup Logic Spice Results



- ❖ 8 way & 0.18µm Process
- ❖ Tag drive delay increases rapidly with WinSize ↗
- ❖ Match OR delay constant


❖ Delay Breakups for various WinSizes

11/10/2003

Complexity Effective Superscalar Processors

47

Wakeup Logic Spice Results



- ❖ 8 way & 64 entry window
- ❖ Tag drive and Tag match delays do not scale as well as MatchOR delay
 - + Match OR → logic delay
 - + Others → also have wire delays

❖ Delay Breakups for different feature sizes


11/10/2003

Complexity Effective Superscalar Processors

48

Wakeup Logic Spice Results

- ❖ All simulations have max WinSize 64
 - ⊕ Larger Window → Tagline RC delay ↗ ↗
(Tagline RC delay \propto WinSize²)
- ❖ For larger windows →
Use **Window Banking**
 - ⊕ Reduces Tagline length



11/10/2003

Complexity Effective Superscalar
Processors

49


Selection Logic

- ❖ Chooses ready instructions to issue
 - ⊕ Might be up to WinSize ready instr-s
 - ⊕ Instr-s need to be steered to specific FUs
- ❖ I/p → **REQ**:
 - ⊕ Produced by wakeup logic when all operands ready
 - ⊕ 1 per instr-n in issue window
- ❖ O/p → **GRANT**:
 - ⊕ Grants issue to requesting instr-n
 - ⊕ 1 per request
- ❖ Selection Policy

11/10/2003

Complexity Effective Superscalar
Processors

50



Selection Logic

❖ **Handling Multiple FUs of Same Type:**

- ⊕ Stack Select logic blocks in series - hierarchy
- ⊕ Mask the Request granted to previous unit

⊕ NOT Feasible for More than 2 FUs

⊕ **Alternative:** statically partition issue window among FUs – MIPS R10000, HP PA 8000

11/10/2003 Complexity Effective Superscalar Processors 52

Selection Logic Delay Analysis


- ❖ Delay: time to generate GRANT after REQ
 - ❖ Delay Components:
 - ⊕ Time for REQ to propagate: instr-n → Root
 - ⊕ Root Delay
 - ⊕ Time for GRANT to propagate: Root → instr-n
- $$Delay = (L - 1) \times T_{reqpropd} + T_{root} + (L - 1) \times T_{grantpropd}$$
- ❖ (L: Depth of Arrbiter Tree)
- ❖ 4 I/p arbiter cells Optimum → $L = \log_4(WIN SIZE)$
- $$Delay = c_0 + c_1 \times \log_4(WIN SIZE)$$
- ❖ Delay ~logarithmically dependent on WinSize

11/10/2003

Complexity Effective Superscalar
Processors

53

Selection Logic Spice Results



- ❖ Root delay same for each WinSize →
- ⊕ $L \nearrow \times 2 \rightarrow$
Delay $\nearrow < \times 2$
- ❖ Logic Delays →
- ⊕ Scale well with feature size
- ❖ Caution!: Wire delays not included!

11/10/2003

Complexity Effective Superscalar
Processors

54

Data Bypass Logic


- ❖ Result Forwarding
- ❖ Number of possible bypasses:
 - ⊕ S pipestages after first result stage & 2 I/p FUs
 - $2 \times IW^2 \times S$
- ❖ Key Delay Component:
 - ⊕ Delay of result wires → bypass length & load
 - ⊕ Strongly layout dependent

11/10/2003

Complexity Effective Superscalar
Processors

55

Data Bypass Logic



56

Data Bypass Logic Delay Analysis

❖ Delay → Generic wire delay:

$$Delay_{wire} = 0.5 \times R_{metal} \times C_{metal} \times L^2$$

⊕ L is dependent on # of FUs (IW) & FU heights

⊕ Pipeline depth \nearrow → C \nearrow <NOT implemented in simulations!>

❖ Typical FU heights:

Functional unit	Height (λ)	Description
Adder	1400	64-bit adder
Shifter	1500	64-bit barrel shifter
Logic Unit	300	Performs logical operations
Complete ALU (ALU_{gen})	3200	Comprises adder, shifter, and logic unit
Simple ALU (ALU_{simple})	1700	Comprises adder and logic unit
Load/Store (LDST) Unit	1400	Comprises adder for effective address calculation

11/10/2003

Complexity Effective Superscalar
Processors

57

Data Bypass Logic Delay Analysis

❖ Computed delays for hypothetical machines:

Issue width	Functional unit mix	$\sum_{i=1}^W FUi \text{ height}$ (λ)	Register file height (λ)	Wire length (λ)	Delay (ps)
4	1 ALU_{gen} , 1 ALU_{simple} , 2 LDST	7700	12800	20500	184.9
8	2 ALU_{gen} , 2 ALU_{simple} , 4 LDST	15400	33600	49000	1056.4

⊕ (Delay independent of feature size)

❖ Delay dependent on $(IW)^2$

11/10/2003


Complexity Effective Superscalar
Processors

58

Data Bypass Logic Alternative Layouts

❖ Delay computation directly dependent on layout

⊕ Future → **Clustered Organizations** (DEC 21264)



- ⊕ Each cluster of FUs with its own regfile
- ⊕ Intra-Cluster bypasses: 1 cycle
- ⊕ Inter-Cluster bypasses: 2 or more cycles
 - ⊕ μ Arch & compiler effort to ensure inter cluster bypasses occur infrequently

11/10/2003

Complexity Effective Superscalar Processors

59

CHARACTERIZING COMPLEXITY

❖ Summary:

Issue width	Window size	Rename delay (ps)	Wakeup+Select delay (ps)	Bypass delay (ps)
0.8 μ m technology				
4	32	1577.9	2903.7	184.9
8	64	1710.5	3369.4	1056.4
0.35 μ m technology				
4	32	627.2	1248.4	184.9
8	64	726.6	1484.8	1056.4
0.18 μ m technology				
4	32	351.0	578.0	184.9
8	64	427.9	724.0	1056.4

⊕ 4 Way → Window Logic is bottleneck

⊕ 8 Way → Bypass Logic is bottleneck

11/10/2003


Complexity Effective Superscalar Processors

60

CHARACTERIZING COMPLEXITY

❖ Summary:

- ⊕ Future → Window logic! & Bypass logic!
- ⊕ Both are 'atomic' operations:
 - dependent instr-s cannot issue consecutively if pipelined



11/10/2003

Complexity Effective Superscalar
Processors

61

COMPLEXITY EFFECTIVE MICROARCHITECTURE


- ❖ Brainiac & Maniac
 - ⊕ High IPC & High CLK rate
- ❖ Simplify Wakeup & Selection Logics
- ❖ Naturally extendable to clustering →
 - ⊕ Can solve bypass problem
- ❖ Group dependent instr-s rather than independent ones →
- ❖ Dependence Based Architecture

11/10/2003

Complexity Effective Superscalar
Processors

62

DEPENDENCE ARCHITECTURE



- ❖ Dependent instr-s cannot execute in parallel
- ❖ Issue Window → FIFO buffers (issue inorder)
 - ⊕ 'Steer' dependent instr-s to same FIFO
- ❖ Only FIFO heads need check for ready operands

11/10/2003


Complexity Effective Superscalar Processors

63

DEPENDENCE ARCHITECTURE

❖ SRC FIFO Table:

- ⊕ Similar to Map table
- ⊕ Indexed with logical register designator
- ⊕ Entries: SRC-FIFO(Rs)=FIFO where the instr-n that will write Rs exists. <Invalid if instr-n completed>
- ⊕ Can be accessed parallel with map table



11/10/2003


Complexity Effective Superscalar Processors

64

DEPENDENCE ARCHITECTURE

❖ Steering Heuristic:

- ⊕ If all operands of instr-n in regfile →
Steer to an empty FIFO



- ⊕ Instr-n has a single outstanding operand to be written by Inst0, in FIFO F0 →
 - ⊕ No instr-n behind Inst0 → steer to Fa
 - ⊕ O/w → steer to an empty FIFO
- ⊕ Instr-n has 2 outstanding operands to be written by Inst0&Inst1 in Fa & Fb →
 - ⊕ No instr-n behind Inst0 → steer to Fa
 - ⊕ O/w → No instr-n behind Inst1 → steer to Fb
 - ⊕ O/w → steer to an empty FIFO
- ⊕ If all FIFOs full/No Empty FIFOs → STALL

11/10/2003

Complexity Effective Superscalar Processors

65


DEPENDENCE ARCHITECTURE

❖ Steering Heuristic <Ex>:

Steer Width: 4
4-way(IW)

```

0: addu $18,$0,$2
1: addiu $2,$0,-1
2: beq $18,$2,$L2
3: lw $4,-32768($28)
4: sllv $2,$18,$20
5: xor $16,$2,$19
6: lw $3,-32676($28)
7: sll $2,$16,0x2
8: addu $2,$2,$23
9: lw $2,0($2)
10: sllv $4,$18,$4
11: addu $17,$4,$19
12: addiu $3,$3,1
13: sw $3,-32676($28)
14: beq $2,$17,$L3
    
```



11/10/20

66

Performance Results

❖ Dependence Arch. vs. Baseline

- ⊕ 8 FIFOs, 8 entries/ FIFO vs. WinSize=64
- ⊕ 8 –way, aggressive instr-n fetch (no block)
- ⊕ SimpleScalar Simulation →
- ⊕ SPEC'95
- ⊕ 0.5B instr-s

Fetch width	any 8 instructions
I-cache	Perfect instruction cache
Branch Predictor	McFarling's gshare [13] 4K 2-bit counters, 12 bit history unconditional control instructions predicted perfectly
Issue window size	64
Max. in-flight instructions	128
Retire width	16
Functional Units	8 symmetrical units
Functional Unit Latency	1 cycle
Issue Mechanism	out-of-order issue of up to 8 ops/cycle loads may execute when all prior store addresses are known
Physical Registers	120 int/120 fp
D-cache	32KB, 2-way SA write-back, write-allocate 32 byte lines, 1 cycle hit, 6 cycle miss four load/store ports


11/10/2003

Comp

67

Performance Results

❖ Dependence Arch. vs. Baseline:



68

Complexity Analysis

❖ Wakeup Logic:

- ⊕ Need not to broadcast result tags to all window entries → only to FIFO heads

⊕ Reservation Table:

- ⊕ 1 bit per reg → 'Waiting for data'
 - ⊕ Set result reg when instr-n dispatched
 - ⊕ Clear when instr-n executes
- ⊕ Instr-n at FIFO head checks its operands' bits
- ⊕ Delay of Wakeup logic →
Delay of Reservation table access

11/10/2003

Complexity Effective Superscalar
Processors

69

Complexity Analysis

❖ Reservation Station vs. Baseline Wakeup:

❖ Reservation Station: 80 Regs, 0.18μ:

Issue width	No. physical registers	No. table entries	Bits per entry	Total delay (ps)
4	80	10	8	192.1
8	128	16	8	251.7

❖ Window-Based arch. 32&64 Regs:

Issue width	Window size	Rename delay (ps)	Wakeup+Select delay (ps)	Bypass delay (ps)
0.18μm technology				
4	32	351.0	578.0	184.9
8	64	427.9	724.0	1056.4

11/10/2003

Complexity Effective Superscalar
Processors

70

Complexity Analysis

- ❖ Instruction Steering:
- ❖ Done parallel with renaming
- ❖ SRC-FIFO table smaller than rename table
 - ⊕ Smaller delay
- ❖ Summary:
 - ⊕ Wakeup-Select Delay reduced
 - ⊕ Faster clock rate ~39%
 - ⊕ IPC Performance degrade < 8%
 - ➔ ~ 27% execution speed advantage


11/10/2003

Complexity Effective Superscalar
Processors

71

Clustered Architecture

- ❖ 2x4 way:



- ❖ Local Bypass → single cycle
- ❖ Inter cluster bypass → > 1 cycle
- ❖ Regfiles identical, within a cycle delay

72

Clustered Architecture

❖ Advantages:

- ⊕ Wakeup-Select Function already simplified
- ⊕ Steer Heuristic → Dependent instr-s to same FIFO → less inter cluster bypasses
- ⊕ Critical bypass logic delay reduced – Main motivation of clustering
- ⊕ Regfile Access delay reduced as # of ports ↘

❖ Heuristic Modified:

- ⊕ Two separate free FIFO lists for each cluster

11/10/2003


Complexity Effective Superscalar
Processors

73

Clustered Architecture Performance

❖ 2x4 way Dependence Arch. vs. 8-way baseline architecture

- ⊕ 2x4 8-entry FIFOs vs. 64 entry window
- ⊕ Inter-cluster bypass → 2 cycles vs. all single cycle bypasses



Max Performance
Degradation 12%
in m88ksim

74

Clustered Architecture Performance

- ❖ Dependence Arch will have higher clock rate: > 4-way, WinSize 32, baseline →

$$\frac{Speed_{dependenceArch}}{Speed_{WindowArch}} = \frac{Delay\ of\ 8\ way\ 64\ entry\ window}{Delay\ of\ 4\ way\ 32\ entry\ window} = \frac{724}{578} \cong 1.25$$

- ❖ Potential Speedup over Window based architecture > 88% x 125% = 110%

- ❖ More than 10% performance improvement over baseline

11/10/2003


Complexity Effective Superscalar Processors

75

Other Clustered Architectures

- ❖ In all cases, inter cluster bypass → 2 cycles
- ❖ 1) Single Window, Execution Driven Steering:

- ⊕ Steer to cluster which provides the source operands first
- ⊕ Higher IPC than double window
- ⊕ Back to the complex wakeup-select logic ☹




11/10/2003

Complexity Effective Superscalar Processors

76

Other Clustered Architectures

❖ 2) 2 Windows, Dispatch Driven Steering:



- ✦ Similar to dependence architecture
- ✦ Random access windows rather than FIFOs
- ✦ Steer with a similar dependence heuristic
- ✦ Still somewhat complex wakeup-select logic ☹


11/10/2003

Complexity Effective Superscalar
Processors

77

Other Clustered Architectures

❖ 3) 2 Windows, Random Steering:



- ✦ Same as dispatch driven architecture
- ✦ Steer randomly
- ✦ For Theoretical baseline comparison


11/10/2003

Complexity Effective Superscalar
Processors

78

Other Clustered Architectures

❖ 4) Clustered Dependence Architecture → 2 Set of FIFOs, Dispatch Driven Steering:




➦ Simple Wakeup Select Logic ☺

11/10/2003

Complexity Effective Superscalar Processors

79

Performance Comparison




❖ Ideal → 64 entry window, single bypass all

❖ Others → WinSize:1) 64x1
2)32x2 3)32x2 4)(4x8)x2

❖ Max performance degradation 26% (m88ksim)

❖ Almost always as well as 2 windows dispatch driven steer



❖ Suspicion: m88ksim FIFO does better than 2 window dispatch driven steer?

Complexity Effective Superscalar Processors


80

Conclusions

- ❖ Window & bypass logic are future (for 1997) performance bottlenecks
- ❖ Clustered Dependence Based Architecture Performs with little IPC degradation, additional clock speed aggregates 16% speedup over current baseline model.
- ❖ Wider IW and smaller feature sizes will emphasize this speedup

ADDITIONAL SLIDES

MIPS R10000 PIPELINE




11/10/2003

Complexity Effective Superscalar Processors

Back

83

INTEL P6 PIPELINE




11/10/2003

Complexity Effective Superscalar Processors

Back

84

INSTRUCTION FETCH LOGIC



❖ Trace cache can fetch past multiple branches: merged in line-fill buffer

❖ Core unit: Predictor + BTB + RAS

11/10/2003

Complexity Effective Superscalar Processors

Back

85

Register File Complexity Analysis [6]

❖ Analysis for 4 way & 8 way processors

➤ 4 way → 32 Entry Issue Window

➤ 8 way → 64 Entry Issue Window

❖ Different Register File Organizations

➤ Issue Width → # of Read/Write Ports

➤ 4 way → Integer Regfile:
8 Read & 4 Write Ports

Floating Point Regfile:
4 Read & 2 Write Ports

➤ 8 way → Integer Regfile:
16 Read & 8 Write Ports
Floating Point Regfile:
8 Read & 4 Write Ports

➤ Different Regfile sizes




Figure 9: Multiported register file cell.


11/10/2003

Complexity Effective Superscalar Processors

Back

86

Register File Complexity Analysis [6]



- ❖ FP Regfile faster than Int Regfile ← Less Ports
- ❖ Doubling number of ports →
Double # of wordlines and bitlines
- ✦ Quadruple Regfile Area
- ❖ Doubling number of Registers →
Double # of wordlines
- ✦ Double Regfile Area

Back

11/10/2003

Complexity Effective Superscalar Processors

87

Cache Access Time [7]

Symbols	Meanings	Parameters & Equations
B	Block size	4, 8, 16, and 32 bytes
A	Associativity	1, 2, 4, 8
S	Number of sets	256, 512, 1K, 2K, 4K, 8K, 16K
N_{dwl}	# of segments per word line (data)	1, 2, 4, ...
N_{dbl}	# of segments per bit line (data)	1, 2, 4, ...
N_{twl}	# of segments per word line (tag)	1, 2, 4, ...
N_{tbl}	# of segments per bit line (tag)	1, 2, 4, ...
Rows	Number of rows in a subarray	S/N_{dbl}
Cols	Number of columns in a subarray	$8 \cdot B \cdot A/N_{dwl}$
Subs	Number of subarrays	$N_{dwl} \cdot N_{dbl}$
C	Cache size	$B \cdot A \cdot S = S/N_{dbl} \cdot B \cdot A/N_{dwl} \cdot N_{dwl} \cdot N_{dbl}$





- ❖ N_{dwl} , N_{dbl} , N_{twl} , N_{tbl} → Layout parameters
- ❖ Access Time = Decoder Delay + Word-line delay + Bit-line/Sense Amplifier Delay + Data Bus Delay
- ❖ Formula & Derivations in paper
- ❖ Time breakdown plots not descriptive of cache parameters
 - ✦ I.e N_{twl} vs. $(B \cdot 8) \cdot A/N_{dwl}$

11/10/2003

Complexity Effective Superscalar Processors

Back 88

Cache Access Time [7]



11/10/2003

Complexity Effective Superscalar Processors




❖ N_{dwl} , N_{dbl} , N_{twl} , N_{tbl}
Layout parameters:

- 2-Way Set Assoc. ($A=2$), $N_{dwl}=N_{dbl}=1$
- $A=2$, $N_{dwl}=2$, $N_{dbl}=1$
- $A=1$, $N_{dwl}=N_{dbl}=1$
- $A=1$, $N_{dwl}=1$, $N_{dbl}=2$

Back

89

Cache Access Time [7]



❖ With correct layout parameters:
Delay \propto Access Time, $1/(\text{Block Size})$, and NOT Associativity

Back

11/10/2003


Complexity Effective Superscalar Processors

90

Cache Access Time [8]

❖ Additional Layout parameters: N_{spd} & N_{tsbd}

⊕ How many sets are mapped to a single wordline



a) Original Array

b) $N_{spd} = 2$


❖ optimum N_{dwl} , N_{dbl} , and N_{spd} depend on cache and block sizes, and associativity.

11/10/2003

Complexity Effective Superscalar Processors

[Back](#) 91

Cache Access Time [8]




❖ Cache Size vs. Access Time:

- ⊕ Block size=16 Bytes
- ⊕ Direct Mapped Cache
- ⊕ For each size, optimum layout parameters used
- ⊕ Access time breakdowns are shown
- ⊕ Comparator delay significant
- ⊕ Cache Size ↗ → Access Time ↗

Complexity Effective Superscalar Processors

[Back](#) 92

Cache Access Time [8]




❖ Block Size vs. Access Time:

- + Cache size=16 KBytes
- + Direct Mapped Cache
- + For each block size, optimum layout parameters used
- + Access time breakdowns are shown
- + Access time \searrow due to drop in decoder delay
- + Block Size \nearrow \rightarrow Access Time \searrow

[Back](#) 93

Cache Access Time [8]





❖ Associativity vs. Access Time:

- + Cache size=16 KBytes
- + Block Size 16 bytes
- + For each case, optimum layout parameters used
- + Access time breakdowns are shown
- + Associativity \nearrow \rightarrow Access Time \nearrow

[Back](#) 94

Distributed RC Model

<p>Distributed Model</p>  <p>3-stage Distributed RC Circuit</p> <ul style="list-style-type: none"> Assume a 3-section RC network Time-constant τ: $\tau = \frac{2}{3}RC = 0.67RC < RC$ Note that the distributed model has a lower τ than that of lumped model. <p><small>Copyright 2008 Navech Sherbaf</small></p>	<p>Elmore's Formula</p> <ul style="list-style-type: none"> Time-constant τ: $\tau = \sum_i C_i R_i$ <p>where C_i: is the i^{th} capacitance R_i: is the resistance of the path that is the intersection of: (1) the direct path from the input to the output, and (2) the path from the input to C_i</p> <ul style="list-style-type: none"> Note: all capacitances contribute to the delay at the output (except one. Which one?) Elmore's formula gives the dominant time-constant Now, can you see why $\tau = (2/3)RC$ for the example in the previous slide? <p><small>Copyright 2008 Navech Sherbaf</small></p>
<p>Distributed Interconnect Model</p>  <p>Distributed RC Model</p> <ul style="list-style-type: none"> Consider a wire of length L, with total resistance R and total capacitance C <p><small>Copyright 2008 Navech Sherbaf</small></p>	<p>Distributed Interconnect Model</p> <ul style="list-style-type: none"> Model this wire as a cascade of N equal sized RC segments $\tau = \frac{RC}{N^2} + 2\frac{RC}{N^2} + 3\frac{RC}{N^2} + \dots + N\frac{RC}{N^2}$ $\tau = \frac{RC}{N^2} [1 + 2 + 3 + \dots + N]$ $\tau = \frac{RC}{N^2} \left[\frac{N(N+1)}{2} \right]$ <p>Taking the limit as $N \rightarrow \infty$, we get</p> $\tau = \frac{RC}{2} = 0.5RC = \frac{rL^2}{2}$ <p>where $r = R/L$ (resistance-per-unit length) and $c = C/L$ (capacitance-per-unit length).</p> <p><small>Copyright 2008 Navech Sherbaf</small></p>

Back

Sense Amplifier [7]




Fig. 9. Sense amplifier. (a) Bit-line voltage difference (ΔV). (b) Approximation of ΔV . (c) Waveforms of S_1 and \bar{S}_1 . (d) Waveforms of S_2 .

Back

Wakeup Logic Tagline Equations

$$Delay = T_{tagdrive} + T_{tagmatch} + T_{matchOR}$$

$$TaglineLength = (camheight + IW \times matchline_spacing) \times WINSIZE$$

$$T_{tagdrive} = c_0 \times (R_{tagdriver-pup} + R_{ltres}) \times C_{tlcap}$$

$$R_{ltres} = 0.5 \times TaglineLength \times R_{metal}$$

$$C_{tlcap} = TaglineLength \times C_{metal} + C_{gatecap-comp} \times WINSIZE + C_{diffcap-tagdriver}$$

$$T_{tagdrive} = c_0 + (c_1 + c_2 \times IW) \times WINSIZE + (c_3 + c_4 \times IW + c_5 \times IW^2) \times WINSIZE^2$$

[Back](#)

11/10/2003

Complexity Effective Superscalar
Processors

97

Wakeup Logic Matchline Equations

$$T_{tagmatch} = c_0 \times (R_{pdstack} + R_{mtres}) \times C_{mlcap}$$

$$R_{mtres} = 0.5 \times MatchlineLength \times R_{metal}$$

$$MatchlineLength = (camwidth + IW \times tagline_spacing) \times PREG_width$$

$$C_{mlcap} = 2 \times PREG_width \times C_{diffcap-PD1} + MatchlineLength \times C_{metal} + C_{gatecap-matchinv}$$

$$T_{tagmatch} = c_0 + c_1 \times IW + c_2 \times IW^2$$

[Back](#)

11/10/2003

Complexity Effective Superscalar
Processors

98

REFERENCES

1. S. Palacharla, N. Jouppi, and J. Smith, "[Complexity-Effective Superscalar Processors](#)", in Proceedings of the 24th International Symposium on Computer Architecture, June 1997.
2. S. Palacharla, N.P. Jouppi, and J.E. Smith, "[Quantifying the Complexity of Superscalar Processors](#)", Technical Report CS-TR-96-1328, University of Wisconsin-Madison, November 1996.
3. K. C. Yeager, "[MIPS R10000 Superscalar Microprocessor](#)", *IEEE Micro*, April 1996.
4. Linley Gwennap, "Intel's P6 Uses Decoupled Superscalar Design" *Microprocessor Report*, 9(2), February 1995.
5. Eric Rotenberg, Steve Bennet, and J. E. Smith. "[Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching](#)", *Proceedings of the 29th Annual International Symposium on Microarchitecture*, December, 1996

REFERENCES

6. Keith I. Farkas, Norman P. Jouppi and Paul Chow. "[Register File Design Considerations in Dynamically Scheduled Processors](#)". In 2nd IEEE Symposium on High-Performance Computer Architecture, February 1996
7. T. Wada, S. Rajan, and S. A. Przybylski, "[An Analytical Access Time Model for On-Chip Cache Memories](#)", *IEEE Journal of Solid-State Circuits*, 27(8):1147–1156, August 1992.
8. Steven J., E. Wilton and N. P. Jouppi, "[An Enhanced Access and Cycle Time Model for On-Chip Caches](#)" Technical Report 93/5, DEC Western Research Laboratory, July 1994.